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This paper presents an enhanced TACIT (E-TACIT) encryption and decryption routing technique. It protects from illegal 
extraction of secret data in three-dimensional (3−D) routers of Network-on-Chip (NoC) by generating HASH function-based 
key. The E-TACIT technique solves keys and blocks size limitation of existing anticipated methods, as it has been designed 
for ‘n’ bit key and ‘n’ block size. Therefore, it secures data while routing process in 3−D NoC based interconnected System-
on-chips (SoCs) for Internet-of-Thing (IoT) application. The NoC based interconnection provides high scalability and 
requires low energy consumption for data processing than conventional bus-based SoCs. The E-TACIT has been examined 
for Moving Picture Experts Group (MPEG-4). The technique synthesized using Vivado 2016.2 and implemented on ZYNQ 
XC7Z020-CLG484 FPGA for 1024 bits and verified using a network simulator. Here, we have also incorporated pipelining, 
re-trimming, and clock gating techniques in the design and used Dual-Port RAM during verification, which helps in 
achieving low latency and high throughput and occupy less silicon in comparison to Data Encryption Standard (DES) and 
Advanced Encryption Standard (AES) techniques. 
Keywords: Advanced Encryption Standard (AES), Application Specific Network on Chip (ASNoC), Cryptography, 
Internet-of-Thing (IoT), Security 
Introduction 
The on-chip communication technology is rapidly 
growing over the last two decades with the goal to 
optimize global interconnect performance challenges.
1
 It 
demands designers to embed multiple Intellectual 
Properties (IP) on a single-chip to meet the trade-off of 
parameters.
2
 The acceleration in the growth of the IP 
core of System-onChip (SoC) creates complexity 
challenges. With technology nodes scaling beyond 7-
nanometer geometry, the primary difficulties start from 
Integrated Circuit (IC) manufacturing process, 
Outsourced Semiconductor Assembling and Testing 
(OSAT) to IC substrates.
3
 The fulfillment of customer 
demands of high performance for computers, laptops, 
tablets, and smart-phones is expected to drive the growth 
of three dimensional 3−D integration, and Through 
Silicon Via (TSV) interconnects market by 2030.
3,4
 
Several researchers have focused their work on 
following four alternative 3−D integration technologies
5
: 
• 3−D IC packaging
• 3−D IC through silicon via (3−D IC TSV)
• 3−D silicon TSV (3−D Si TSV)
• 2.5−D through silicon interposer (2.5−D TSI)
Compared with traditional 2−D SoC designing or
2−D System-in-Package (SiP), each technique has 
several benefits. The 3−D integration, along with 
novel Network-on-Chip (NoC), is the best candidate 
to interconnect the various Processing Elements (PE) 
at present and for future aspects of SoC.
6
 The major 
components of symmetric 3−D NoC interconnection 
are planner and vertical TSV; 2−D and 3−D router; 
PE, and Network Interface (NI). The data get 
transferred from one PE to another PE via 2−D router 
and planner TSV in the same layer. In contrast, 
interlayers communication has been performed with 
the help of 3−D router and vertical TSV. The 2−D 
router consists of ports such as east, west, north, and 
south and local, which connect one or more PE, First-
In-First-Out (FIFO), crossbar virtual, and switch 
allocator. The 3−D router is an extended form of 2−D 
router with two supplementary down-ward port and 
up-ward port. The NoC reduces the challenge of 
critical bandwidth limitation and needs less 
power consumption of global interconnects.
7
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Unlike microcontroller-based modeling in the past, 
even resource-constrained Internet-of-Things (IoT) 
devices now-a-days integrate multiple NoC IPs in 
Multi-Processors System-on-Chip (MPSoCs). The 
3−D NoC provides various new opportunities, still to 
address security challenges, SoCs operating in  
IoT applications generally integrate cryptographic 
hardware cores. It provides security services such as 
confidentiality and authentication.8 Protecting our IoT 
devices and assets such as the sensor data, or 
encryption keys, we need to consider all security 
attacks such as communication, life-cycle, physical or 
software attacks.9 Some research groups proposed a 
robust and reconfigurable verification platform for 
NoC in IoT SoC.10 Namratha et al. proposed 
reconfigurable NoC for IoT based SoCs.11 Several 
authors focused on the power dissipation of 2−D NoC 
interconnect. Moreover, very few authors addressed 
in 3−D NoC global interconnect with the optimizing 
area, delay reduction, and throughput enhancement. 
This study aimed to design symmetric 3−D NoC 
architecture with an enhanced TACIT (E-TACIT) 
encryption and decryption routing technique to 
protects from illegal extraction secret data in 3−D 
NoC routers with high throughput, low latency, and 
die area. The Key salient features of this paper are as 
follows. 
 • Proposed 3−D NoC interconnect architecture, in 
which 3−D router symmetrically placed. • Two-layer vertically connected Through Silicon 
Via (TSVs). • The proposed E-TACIT based secured data routing 
for 3−D NoC interconnection. • Genetic algorithm (GA) based IP-core mapping 
onto router has been incorporated, which is nature-
inspired metaheuristic optimization. • The performance and silicon area analyzed using 
the XC7Z020-CLG484 ZYNQ FPGA development 
board. 
 
Background and Motivation 
The security attacks are becoming a major concern 
for on-chip communication with growing multi-cores 
on a single chip.11 Various research and development 
performed on data securing for on-chip. Some of the 
highly efficient work which addresses security aspects 
related to the NoC interconnect discussed here. To run 
sensitive application Gaurav et al. presented a 
security zone with a group of IP cores, which need to 
be protected with key agreement protocols between 
two parties.12 The data is highly secured, whereas it 
needs higher power consumption and also suffers 
thermal issues. Leandro et al. presented the Data 
Protection unit (DPU) for NoC-based systems, which 
has been modeled and implemented within NA/NI.13 
The DPU is capable of checking and restricting the 
access rights such as write, read, both, or none of the 
processors. The DPU unit doesn’t harm the network 
latency if a memory request has proper rights, but it 
requires a larger die area. Jean et al. designed NoC 
based reconfigurable architectures for providing 
security on-chip based on NI implementation of 
distributed security rule checking and then separating 
security and application channels.14 In this relative 
and self-complemented street-sign routing technique, 
introduced the discussed real-life bus-based security 
solution. Ahmed et al. presents an identity and 
address verification (IAV) security core.15 It has been 
embedded in the router to verifi the identity and 
address range that has to be accessed by in-coming 
and out-going data packets. Yang et al. presents 
parallel and pipeline execution of ciphers to improve 
cryptographic block performance based on DES, 
triple-DES Algorithm (TDEA), and AES.16 These 
encryption and decryption and checking of data 
integrity categories, are shown in Fig. 1 and briefly 
described as follows. 
 • Symmetric ciphers/private key: In this, transmitter 
and receiver use the identical secret key for 
encryption and decryption data. Symmetric ciphers 
classified as follows: 
–  Block ciphers: It operates on the same sized blocks 
of plaintext/original data and ciphertext/encrypted 
data.  
–  Stream ciphers: At a time, it converts one bit or 
byte plaintext to ciphertext. • Asymmetric ciphers/public key: It uses a private or 
secret key mainly for the decryption and a related 
public key for encryption. 
 
Fig. 1 — Symmetric 3-D NoC Architecture for IoT SoC Design 




• Hashing algorithms: It gives a method of mapping 
messages without or with a key within fixed length 
value, thereby giving “signatures" for messages. 
 
Kerakalamatti et al. used XY routing for packet 
transaction in a mesh topology, and round-robin 
arbiter has been used in the router and next the AES 
applied in the router for cryptography without virtual 
channel and pipelining techniques.
17
 The research gap 
here is that traditional routing procedures have their 
strategies restricting the routing traffic via particular 
routes for specific administrative issues. These 
strategies-based routing intends the designer to add 
strategies that enable packets selectively to progress 
via several routes. In the structured NoC network, it 
demands to allow a path for secured data transaction 
to the destination core. This work studies several 
techniques for attaining security for the NoC network. 
The methods reviewed and examined are AES, DES, 
Triple DES, and so on, which have limitations on the 
block and key size. Therefore, to protect secret 
information, we have proposed E-TACIT strategies 
that can handle ‘n’ bits block and ‘n’ bits key size for 
any NoC network. It improves security in 3−D NoC 
architecture with the virtual channel and pipelining 
techniques discussed in the next section. 
 
Architecture and Methodology for Security in 3-D NoC 
The Fig. 2 has been modified; it should be noted 
that the E-TACIT has been examined for Moving 
Picture Experts Group (MPEG-4) multiprocessor 
system on chip (MPSoCs), and it is part of IoT 
application. The internal architecture of the proposed 
3-D NoC interconnection subsystem with E-TACIT 
for MPEG-4 is shown in Fig. 2. The proposed 
interconnection technique gives programmability and 
parallelism and enhances the performance of 
traditional general-purpose computer execution 
environments by appending application-specific 
cores. It is flexible, has high performance, and low 
energy-efficiency, which leads to reduce in latency of 
interconnect in the edge cloud.
18
 These IoT SoCs are 
equipped with 3−D NoC interconnect subsystem to 
enhance the performance of traditional general-
purpose computer execution environments by 
appending application-specific cores. It resolves the 
design complexity, high latency, and low throughput 
issues of 2−D NoC based on-chip core 
interconnection in a single. We have proposed a 3−D 
two-layer mesh topology in which vertical 
interconnection interconnected TSV in a cost-efficient 
manner.
19
 The 3−D router symmetrically placed. 
Here, the mesh architecture is represented in the form 
of X×Y×Z. For further study, a multimedia 
application, the mesh architecture, is considered in the 
matrix for as a 2×4×2 for MPEG4. The complete 
graphic is shown in Fig 2. Here, we have extended the 
virtual channel router of Dally et al. to 3−D with two 
extra port up and down.
20
 The motivation for 
extending up-and down port is to reduce the hops 
count and average distance from source to destination. 
It improves throughput and reduce latency and energy 
consumption of total network. The router considered 
as the main core of 3−D NoC based IoT SoC design. 
It consists of switch allocation, routing computation 
unit, switch traversal, and virtual allocation. To avoid 
Head-of-Line (HoL) blocking while packet 
transaction, the Iterative-Round-Robin-Matching-
with-Slip (iSLIP) scheduling was performed for 
virtual allocation and switch allocation.
21
 However, 
this junction causes different security vulnerabilities 
in the NoC-based IoT SoCs. Therefore, we have 
proposed the E-TACIT routing technique, its 
methodology is elaborated in the next section. The 
GA based IP-core placement and mapping onto router 
 
 
Fig. 2 — Symmetric 3-D NoC Architecture for IoT SoC Design 








For modeling the 3−D NoC, the optimal placement 
of routers and mapping cores are critical challenge to 
get high performance for the specific application. The 
mapping process was divided into two stage i.e. the 
first stage is IP core placement and second is mapping 
IPs onto router. 
 
Definition 1. Objective Functions 
The objective function considered is 
communication cost (CC), CCi,j described in Eq. (1) 
and its definition is defined below. 
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where, Di,j is average distance between node i and 
node j, BBi,j is bisection bandwidth of interconnect, 
and CCi,j is communication cost of mapping n of 
commodity or core. 
The total communication cost has been described 











  … (2) 
 
Definition 2. Fitness function 
Let us assume that the mapping scheme ψ is the 
member of the set MAP which is consists of all 
mapping schemes, the proposed objective 
optimization problems with communication cost is 
defined as follows: 
min( ( ))1f CC   
(3a) 
subject to  , 1,,D f ki j   
(3b) 
 , 1,BB f ki j   
The objective programming problem is 








Definition 3. Constraints 
Every application specific core to be mapped 
onto router only once as follows: 
(3c) 
 
h 1,              j 1, 2, pc
jr Rs




Algorithm 1 GA based IP core mapping technique 
onto router of 3-D NoC 
 
Initialize population 
Set the parameter 
For i=1 to max_generation 
For each solution 
Attain IP core communication graph 
Generate placement 
Compute fitness Evaluate cost function 
end for select crossover mutate 
upgrade the population 
i=i+1 end for 
output the optimal solution 
 
Proposed Enhanced TACIT to Improve Security 
in 3−D NoC Architecture 
1) Key generation scheme: In cryptography, key 




In proposed work, key exchange and distribution is 
different than conventional symmetric key between 
the sender router-1 and the receiver router-1. At first 
random sequence ‘J’ and ‘K’ has been generated at 
router-1 and router-2 respectively and later it has been 
exchanged amongst each other. The first value of 
random generated sequence is considered as ‘t’ of 
first column in the Table 1 and Table 2. Here, key 
Table 1 — Hash function H–1 and H–2 
t sg = s >(t,u,v) for H–1 tg= t >(s,u,v) for H–2 
0 st− s.t tu− t.u 
1 su+ (s + u) tv + (t + v) 
2 sv− (u + v) ts− (v + s) 
3 tu+ (v.s) uv+ (s.t) 
4 tv + (t.s) us + (u.t) 
5 ts− s ut− t 
6 us − s vt− u 
7 ut+ (t + s − u) vu + (u + t − v) 
8 uv+ (t + s + v − u) vs + (u + t + s − v) 
9 s.t.v+ (s.u) t.u.s+ (t.v) 
 
Table 2 — Hash function H–3 and H–4 
t ug = u >(s,t,v) for H–3 vg = v >(s,t,u) for H–4 
0 u
v− u.v vs − v.s 
1 us + (u + s) vt+ (v + t) 
2 ut− (s + t) vu − (t + u) 
3 vs + (t.u) st+ (u.v) 
4 vt+ (v.u) su+ (s.v) 
5 vu − u sv− v 
6 su− u tv − v 
7 sv+ (v + u − s) ts+ (s + v − t) 
8 st+ (v + u + t − s) tu+ (s + v + u − t) 
9 u.v.t + (u.s) v.s.u+ (v.t) 
 




generated using ‘t’ and four different hash function 
(H) given as s_g = s >(t,u,v) for H–1, t_g = t >(s,u,v) 
for H–2, u_g = u >(t,s,v) for H–3, and v_g = v >(t,u,s) 
for H–4 are listed in Table 1 and Table 2. In Table ‘s’ 
represents the number of lower-case alphabetic 
characters, ‘t’ represents numerical characters, ‘u’ 
represents upper case alphabetic characters and ‘v’ 
represents special characters. 
2) E-TACIT encryption and decryption steps:  
The E-TACIT encryption process shown in Fig. 3 
(a). We have enhanced TACIT.
25
 Its steps 
explained as follows: 
1) First permutation has performed by shuffle of 
packets. 
2) ASCII values is generated using ASCII table. 
3) To perform XOR ⊕ operation using 4H-key 
function, key is generated. 
4) Performed TACIT logic operation i.e nk ⊕ kk. 
5) Converted achieved value from step 4 into binary. 
6) Performed bit ⊕ operation. 
7) Performed bit reverse operation. 
8) The decimal value of preceding step value has 
been analyzed which is the cipher text.  
9) Perform all above steps for remaining characters 
of the packets. 
 
The E-TACIT decryption process is shown in  
Fig. 3(b). Its steps are explained as follows: 
1) In chipered packet, find approximate decimal 
value of the 1
st 
character. 
2) Performed bit reverse operation. 
3) Performed bit ⊕ inverse operation i.e. J operation. 
4) Performed inverse TACIT logic. 
5) Next ⊕ with next key value. 
6) Determined character accordingly. 
7) Reshuffle with the help of key. 
8) Steps 1 to 6 are repeated if still achieving EoF 
 
Implementing of Proposed enhanced TACIT in NoC 
Architecture 
The 2−D NoC is advanced form of point-to-point 
(PTP), bus and crossbar on-chip interconnection.
26,27
 
Therefore, we have proposed the 2−D NoC-BI 
technique for designing Multimedia SoCs (MSoCs) 
which can provide low latency, energy consumption, 
scalability and modularity in comparison to PTP, bus 
and crossbar on-chip interconnection. Furthermore, to 
resolves the design security, complexity, high latency 
and low through issues of 2−D NoC based on-chip 
core interconnection in a single, we have proposed 
3−D multi-layer chip vertical interconnection for cost 
efficient using of TSV.
4
 Here in 3−D NoC-BI 
technique, the challenges targeted to solve are first, 
router core placement, second IP core mapping, and 
third providing secure routing and fourth encrypting 
data to be transmitted from one router to another 
router. The mesh topology by Kumar et al. considered 
and extended to multilayer for on-chip routers 
connection is shown in Fig. 2.
(28)
 Here, 2−D virtual 
channel (VC) router by Dally et al. has been extended 
to vertical ports such as apart from east, west, north, 
south two extra port up and down incorporated in  
3−D NoC which is shown in Fig. 4.
(20)
 The router 
 
 




Fig. 4 — Security improvement by Enhanced TACIT in NoC Architecture. 




architecture having routing computation unit for this 
task XYZ routing algorithm has been used. Other 
subcomponent of routers are virtual allocation (VA), 
switch allocation (SA) and switch traversal (ST).
29
 
Here Iterative-Round-Robin-Matching-with-Slip (iSLIP) 
scheduling algorithms was used for virtual allocation 
and switch allocation mainly to avoid Head-of-Line 
(HoL) blocking while packet transaction.
21
 System 
symmetric mapping algorithm was used for traffic 
mapping. The complete graphics of the router-to-
router dater encryption and decryption process output 
of source router encrypt data before sending it to other 
router, destination router decrypt data after receiving 
are shown in Fig. 4.
 
 
Results and Discussion 
The architecture and methodology have been 
designed with Verilog hardware descriptive language, 
and the method used for Verilog implantation is  
FSM and behavioral style of modeling. The ZYNQ 
XC7Z020-CLG484 for 1024 bits is the target device. 
The length of key and size of block for different 
encryption algorithms have been mentioned in Table. 3. 
The main aim of encryption and decryption 
algorithm is to provide high security. However, the 
preference for practice of one technique over another 
depends on various performance metrics such as 
latency, throughput and silicon area or resource 
utilization in encryption and decryption which 
depends on the structure of the algorithm. These 
structures are categorized based on number of rounds, 
the block size, and key size. Performing more rounds, 
provides more security, but increases the complexity 
problem as well; and larger key size gives higher 
security. The silicon area or resource utilization in 
encryption and decryption depends on initialization 
vectors, the key size, and type of operations. Here, we 
have compared our proposed E-TACIT algorithm 
with the existing work of cryptography techniques 
such as Data Encryption Standard (DES) and 
Advanced Encryption Standard (AES) for real-time 
MPEG-4 video applications.
30
 The DES has been 
structured for 64-bits block with only key size 56 bits 
(including 8 parity bits), in 16 Feistel rounds, 
whereas, AES does not use Feistel network. The AES 
is a variant of Rijndael ciphers developed by Vincent 
Rijmen and Joan Daemen. It has a fixed block size of 
128 and for 128-bits, 192 bits and 256 bits keys it 
goes through 10, 12, and 14 rounds respectively for 
delivering final cipher text or for retrieving original 
plain text. These DES and AES share same symmetric 
key where the distribution of key is challenging task. 
The proposed work is an enhanced form of TACIT 
which support ‘n’ bits key and block size and more 
efficient for key size greater than block size.
25
 In 
comparison to DES and AES, here key selection is 
based on HASH function, still key distribution and 
bit-reverse process of 6
th
 step can easily be 
predictable by attacker. In this work we have 
modified HASH function of four different types to 
generate key so that it will be difficult for invader to 
break the key.
25
 Here, we have also incorporated 
Pipelining, Re-trimming, and Clock gating techniques 
in the design and used Dual-Port RAM during 
verification which helps in achieving low latency and 
high throughput and occupy less silicon in 
comparison to DES and AES. The timing report gives 
information about latency, total memory utilization, 
and the throughput value needed to design 
completely. Here, we have compared our algorithm 
with the existing work for real-time MPEG-4 video 
applications.
30
 In comparison we have obtained the 
optimized results.
30
 The percentage decrease in 
latency for encryption is 5.88% compared to DES and 
2.67% compared to AES, which is shown in Fig. 5. 
Whereas, for decryption, it is 8.1% compared to DES 
and 6.05% in comparison to AES, which is shown in 
Fig. 6. The percentage increase in throughput for 
encryption is 4.26% compared to DES and 2.08% 
Table 3 — Length of key and size of block for different 
encryption algorithms 
Algorithm Key length Block Size 
AES 128 128 
DES 64 64 




Fig. 5 — Comparison of encryption latency of DES, AES, and 
proposed E-TACIT cryptography algorithms 




compared to AES which is shown in Fig. 7. Whereas, 
for decryption, it is 2.05% compared to DES and 
2.05% in comparison to AES, which is shown in  
Fig. 8. The silicon area decrease for encryption is 
2.01% compared to DES and 1.73% compared to 
AES, which is shown in Fig. 9. Whereas for 
decryption, it is 5.03% compared to DES and 5.49% 
in comparison to AES, which is shown in Fig. 10. 
 
Conclusions 
This paper presents E-TACIT encryption and 
description algorithm for secure data routing in 3−D 
NoC based interconnected SoCs for IoT application. 
One such multimedia application of IoT is tested and 
verified in this work. In this E-TACIT, key generation 
performed is based on four different kinds of the 
HASH function. This encryption and decryption 
technique helps in keeping data secure and makes it 
hard for the trespasser in breaking key. Further, this 
algorithm can be implemented in more scalable 
network such as 3−D NoC-bus and Wireless NoC 
(WiNoC) interconnect architecture, as it has low 
 
 
Fig. 6 — Comparison of decryption latency of DES, AES, and 




Fig. 7 — Comparison of encryption throughput of DES, AES, and 




Fig. 8 — Comparison of decryption throughput of DES, AES, and 




Fig. 9 — Comparison of encryption resource utilization of DES, 




Fig. 10 — Comparison of decryption resource utilization of DES, 
AES, and proposed E-TACIT cryptography algorithms 
 




latency and high throughput and occupies less silicon 
in comparison to existing cryptography techniques 
such as DES, and AES due to incorporated pipelining, 
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